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SLIM (Stanford Linear Induction Method) is a novel short-pulse concept suited to a new generation of high gra-
dient induction particle accelerators is described. The principal accelerator section is envisioned as a stack of core-
less induction cells, the only active element within each being a single, extremely fast (subnanosecond) solid state 
opening switch: a Drift Step Recovery Diode (DSRD). Because the accelerating pulse is only nanoseconds in dura-
tion, longitudinal accelerating gradients approaching 100 MeV per meter are believed to be achievable without incit-
ing breakdown.  
PACS: 29.20.-c 
 
1. INTRODUCTION 
The classical induction linac can be regarded as a 
linear array of magnetic core transformers, the secon-
dary of each being a longitudinal moving charged beam 
rather than a shared single straight copper wire. Assum-
ing single-turn primary windings and proper phasing of 
the excitations, the overall operative accelerating poten-
tial applied to a charge beam equals the sum of the volt-
ages applied to the primaries. This general induction 
principle is recognized as the most powerful method for 
accelerating multi-kilo-ampere beams when high peak 
power delivery to the beam is desired. 
A competing but less well known induction accel-
eration technique was developed in Russia in the 1960's 
[1]. It was "coreless"; that is, it did not employ magnetic 
materials. Nevertheless, it depended upon rapid rate of 
change of magnetic flux to generate accelerating electric 
fields. This scheme involved staged triggering of a 
chain of high voltage (HV) gas switches driving planar 
transmission lines, which sequentially impressed longi-
tudinal electric fields on the accelerating beam. This 
"macro" coreless induction accelerator, early precursor 
of the high gradient "micro" linac proposed herein, 
achieved much greater accelerating gradients than typi-
cal present day induction machines; these generally ex-
hibit gradients of approximately 1 MeV/m. 
A fivefold increase of the accelerating gradient in 
coreless induction accelerators was demonstrated in the 
1980's in a Dielectric Wall (DW) accelerator structure 
[2]. In this case switching was provided by turn-ON 
photoconductive switches. A subsequent significant 
advance in the coreless DW structure was the introduc-
tion of a high gradient insulator (HGI) that also served 
as vacuum envelope encompassing the beam [3]. At that 
time, some investigators believed that integration of a 
cast solid dielectric in the pulse forming lines with a 
high gradient vacuum interface and SiC photoconduc-
tive ON switches might achieve gradients approaching 
250 MeV/m. Unfortunately, this DW accelerator archi-
tecture faced several serious challenges. In particular, 
prior to each triggering of the switch, the pulse forming 
lines and the photoconductive switches are subject to 
substantial voltage stress for a significantly longer pe-
riod than the pulse duration itself. Consequently, to 
avoid electron field emission, secondary electron ava-
lanches, and high voltage breakdown, the accelerating 
gradient must be limited. A second disadvantage is that 
conversion efficiencies of photons-to-carriers in photo-
conductors are generally less than one per cent, which 
means the light triggering system must be large - espe-
cially if the beam energy is in the hundred MeV range 
and the peak current is several hundred amperes. A fur-
ther disadvantage is that the characteristic slow decay of 
photoconductivity limits the potential pulse rate of such 
DW accelerators. This approach has not reached a dead 
end, however G. Caporaso, et. al. have recently over-
come a number of these difficulties. 
Based on R&D efforts conducted in the 1980's (see 
[2] and [5]), a novel and more attractive high gradient 
coreless induction linac concept emerged that does not 
suffer the above disadvantages. The general features of 
this approach are as follows: the natural state of the 
solid state switches is ON (a current conductive state). 
The solid state switches and pulse forming lines are not 
stress during this natural state. Main components of the 
induction system are stressed only during the accelerat-
ing pulse formation. In this coreless induction system, 
energy is developed in the magnetic field when the 
switches are ON, and only for short intervals (several 
nanoseconds) are the switches OFF and stressed. Fur-
thermore, because the storage is inductive, only low 
voltage power supplies are required. (A further benefit 
is that these supplies typically exhibit superior reliabil-
ity and lower costs than high voltage supplies.) Note the 
essential distinction of this concept is the use of an ex-
tremely fast solid state opening switch. At that time, the 
Drift Step Recovery Diode (DSRD) [4] was recognized 
as a highly promising opening switch for this purpose. 
In 1989 integration of the DSRD and advanced dielec-
tric materials into an induction system was first pro-
posed for e+e- colliders [5]. 
Upon opening, the DSRD switch abruptly diverts 
stored magnetic energy to acceleration of the charged 
particle beam. Because the accelerating pulses need 
only be nanoseconds in duration, there is reason to ex-
pect longitudinal accelerating gradients to approach 
100+ MeV per meter. And, because this approach 
avoids use of magnetic and photoconductive materials, 
one can envision accelerator operation at repetition rates 
in the MHz mode. Nevertheless, to achieve this per-
formance with a DSRD switch the pumping charge in 
both forward and reverse directions through the device 
prior to its opening must be controlled very precisely. 
The SLIM based accelerator relies upon these same in-
sights but uniquely integrates advanced dielectric mate-
rials and the DSRD solid state nanosecond opening 
(OFF) switch into the induction cell. 
Specifically we intend to implement the SLIM con-
cept by exploiting a proven solid state pulse generation 
method, which (1) can increase the output power within 
each coreless induction cell up to the megawatt range and 
(2) can reduce rise and fall times of the accelerating po-
tential to one nanosecond or less. The DSRD is only ac-
tive element in each coreless induction cell. (Conven-
tional step recovery diode switches do not open suffi-
ciently rapidly and do not function in the megawatt 
range.) Note the DSRD's referred to herein are comprised 
of multiple p-n junction diodes in series stacks − ten to 
fourteen junctions would be typical for a 10 kV standoff. 
First, in Section #2 we present the theoretical basis 
for the use of DSRD's for generating flat-topped nano-
seconds-duration current pulses, in particular in resistive 
loads. Presently this technology is being developed for 
beam kicker applications [6]. 
2. DESIGN OF 600+ kW, 2 NS PULSER 
USING DSRD OPENING SWITCH 
One of a number of alternative DSRD-based pulse 
compressor circuits is based (Fig.1) on two switches. 
The first switch, external to the accelerating cell (induc-
tion system), determines the duration of the pumping 
pulse that is subsequently compressed. This switch (Sw) 
is a fast ON/OFF switch - most likely an array of MOS-
FETs. The second switch is an extremely fast 
OPENING (OFF) switch, which is a DSRD. It interacts 
with a pulse forming line (PFL) to determine the dura-
tion of the output pulse. There are three time periods. 
The first period is the "pumping" interval t  < t < t , 
where t  and t  are the instants when the first (conven-
tional) switch is turned ON and OFF respectively. Dur-
ing this pumping interval current builds up within L  
and also - very importantly - forward current develops 
in the DSRD stack. The second time interval is from t  
to t  where t  is the instant when the DSRD abruptly 
opens (i.e. when its minority carrier supported reverse 
current terminates). The final time period is from t  to t  
where  is the duration of the current pulse 
impressed on the load R . This duration equals the 
round-trip time of the pulse forming line. 
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Fig.1. Simple diagram of two stage voltage booster 
One critical aspect of the DSRD justifies the com-
plexity of this and other functionally equivalent circuits: 
the pumping interval must be short (i.e. preferably 50 ns 
or less) to ensure the populations of injected minority 
carriers are confined very near to the metallurgical p-n 
junctions within the DSRD stack. If the minority carrier 
distributions were allowed to reach steady state, as is 
typically the case with conventional step recovery di-
odes, the abrupt opening of the DSRD switch would be 
compromised by diffusion of the minority carriers. For a 
specific example consider the case in which t -t  = 
150 ns, L  = 40 nH, and V  = 120 V. The pumping pulse 
is shown in Fig.2 where the trace shows that the switch 
is closed at t  = 0 and stays ON until t  = 150 ns. 
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Fig.2. The pumping pulse  
(This is longer than the optimal 40…50 ns on-duration 
but is convenient for modelling purposes.) The voltage 
V(t) and the current I(t) are normalized on the power 
supply voltage V0 and 
1
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= ∫  accordingly.
For the conditions presented above the maximum cur-
rent is Imax ~266 A for 2tt = . For capacitance values of 
interest, as described below, there is the essential but 
small leakage of current into the transmission line which 
forward biases the DSRD. The period of energy accumu-
lation for the output pulse ends at .The switch Sw 
is then opened, changing the circuit topology, and the 
second transient period is started. Because the current in 
inductor L  cannot be interrupted instantly it commu-
tates to the balance of the circuit as modelled in Fig.3. 
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Fig.3. Modeling of the circuit balance 
Note the transmission line effectively acts as an induc-
tance L  during this first time interval. This LC-circuit 
has four natural frequencies, the fastest of which is an 
oscillation with a period T where 
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If, for instance, C =30 nF, C =1.5 nF, and L =100 nH, 
then half of the oscillating period would be 20 ns. As-
suming these values, the trace presented in Fig.4 illus-
trates the expected transient current in capacitor C . 
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Fig.4. The expected transient current in capacitor C2
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Upon the opening of the ON/OFF 170 switch (Sw) 
180 at t  the large current developed in L  compels an 
overwhelming reversal of current through C  which is 
initially satisfied by current through C . But C  and L  
comprise a parallel resonant pair, and hence, after a 
brief (characteristic) half-cycle interval, the current 
though L  (i.e. series current through the transmission 
line) and the voltage across C  will have fully reversed. 
Consistent with imposing this current on the C -L  pair 
a large voltage develops across L . This L  voltage trace 
and the related currents are shown in Fig.2. For the cir-
cuit parameters mentioned above, the voltage at the L -
C  junction reaches a peak of ~940 V, which corre-
sponds to a voltage gain of ~7.8. The second transient 
period ends - by design - when, simultaneously, the cur-
rent in L  reaches its limit extreme, and the minority 
carriers in the DSRD have been extracted. At this in-
stant (t ) the space charge regions within the p-n junc-
tions comprising the DSRD stack abruptly expand to 
support the voltage established by the current within the 
resistive load. The DSRD current (dashed line) and the 
load current on its end (solid blue line) vs. time for an 
interval of 150 ns-to-180 ns are shown in Fig.5. 
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Fig.5. DSRD current (dashed line) and the load current 
on its end (solid line) vs. time 
The actual rate of this extreme (subnanosecond) 
opening depends on the specific, tailored physical prop-
erties of the p-n junctions within the DSRD stack (for 
example, the doping profiles, the carrier concentration, 
physical area of p-n junction, etc.) and parasitic capaci-
tances. It should be apparent that when the DSRD 
switch opens half of the current must be commutated to 
the 50 Ohm load resistor and the other half must be re-
flected into the 50 Ohm transmission line. The left-
travelling waveform associated with the latter arrives at 
C  after one nanosecond where C  effectively presents a 
short circuit at the frequencies of interest. This in turn 
produces a reflected wave in the transmission line that, 
after one more nanosecond, presents the load (and open 
DSRD) with a short circuit, abruptly terminating the 
current flow in the load. During the intervening two 
nanoseconds the current in the load will have been 
maintained, hence the load will have experienced a 
sharply delineated flat-topped current pulse. For the 
circuit parameters as mentioned above, the voltage on 
the 50 Ohm load is ~5.75 kV and the pulse width is 
2 ns. The corresponding output pulse power is 660+ kW 
and the total voltage gain is ~48. 
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INDUCTION CELL CONCEPT 
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The above method of the pulse generation based on 
the opening switch is adaptable to providing accelerat-
ing electric fields in a coreless induction linac. A poten-
tial induction cell embodiment is shown in Fig.6. 
Fig.6. A High Gradient Induction Cell 
A simplified cross section of a cylindrically symmetric 
cell is shown. The beam travels along the axis. There is 
a high gradient insulator (an interface between vacuum 
channel and induction system that consists of an array 
of identical cells. Two cavities #1 and #2 create a single 
cell. The cavity #1 is shorted on the inner cell diameter. 
There is an accelerating gap on the inner diameter of 
cavity #2. For convenience the components sourcing the 
current are not shown but the time-dependent current 
they deliver is represented as a pumping circuit. The 
inductive energy developed within a transmission-line 
inductor (cavity #1) over a period of tens of nanosec-
onds. There is no a high electric field in the structure for 
this period. The cell accumulated energy is diverted to 
the beam acceleration for a few nanoseconds by the 
abrupt opening of the DSRD switch. An evaluation 
shows that for the 100 MeV/m gradients it is necessary 
to realize the 4 kA/ns range of di/dt in the DSRD stack. 
Let us evaluate the coreless induction parameters for 
accelerating a 690A beam with a 2 ns pulse width. If we 
distribute in azimuthally six transmission lines, each 
with its own DSRD, the effective source resistance per-
ceived by the on-axis beam will be approximately 
8 Ohm. The predicted accelerating voltage in the gap 
are shown in Fig.7 for a period 100 <t< 150 ns. 
 
Fig.7. The predicted accelerating voltage in the gap 
Consider the length of pulse forming line to be 20 cm 
filled with a medium having a dielectric constant of 2.25 
to obtain a round-trip propagation time of 2 ns. We esti-
mate the length of DSRD assembly sufficient to support a 
10 kV pulse would only have to be few mm in the axial 
direction. The section length of planar cavities 1 and 2 
may be 50 um for a two nanosecond pulse width. This 
corresponds to the maximal breakdown electric field 
within the coreless induction cell of 200 MV/m. If one 
assumes a cell factor of 0.5, the average accelerating cell 
gradient would be comparable to the accelerating gradient 
of modern rf structures, i.e. 100 MeV/m. We stress that 
this E-field exists in the coreless induction structure only 
for a short period of time (a couple nanoseconds after 
the DSRD stack opens) hence breakdown would be 
unlikely if proper care has been taken during design of 
the coreless induction cell. 
 
4. RESULTS OF RELEVANT DSRD-BASED 
EXPERIMENTS 
The western source of DSRD becomes available un-
der DoE grant SBIR Phase II Contract # DE-FG02-
06ER84459 for DTI (Bedford, MA). To develop and 
prove US capability for manufacture of required DSRDs 
for the ILC Damping Ring Injection/Extraction Kicker 
was a major objective for this grant. This objective is 
being achieved by a collaboration involving Ioffe Phys-
ics Institute, St. Petersburg Russia, SLAC National Ac-
celerator Laboratory, Voltage Multiplier, Inc. and DTI. 
The intention is to ensure HV DSRD's will be available 
commercially. 
Fig.9. A train of 3 MHz, 2 ns pulses. 
Horizontal scale here is 80 ns/div 
The SLIM high frequency mode operation has prom-
ising applications in the cycling machines [7]. 
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SLIM, КОРОТКО-ИМПУЛЬСНАЯ ТЕХНОЛОГИЯ ДЛЯ ВЫСОКОГРАДИЕНТНЫХ 
ИНДУКЦИОННЫХ УСКОРИТЕЛЕЙ  
Ф. Арнц, А. Кардо-Сысоев, А. Красных  
Описана новая короткоимпульсная концепция SLIM (Stanford Linear Induction Method), пригодная для 
высокоградиентных индукционных ускорителей нового поколения. Ускоряющая секция представляет собой 
набор индуктивных ячеек без сердечников, в которых единственным активным элементом является про-
стой, чрезвычайно быстрый (сверхнаносекундный) твердотельный коммутатор Drift Step Recovery Diode 
(DSRD). Поскольку длительность ускоряющего импульса составляет всего лишь несколько наносекунд, то 
предполагается получить продольный ускоряющий градиент до 100 МэВ на метр без возникновения пробоя.  
SLIM, КОРОТКО-ІМПУЛЬСНА ТЕХНОЛОГІЯ ДЛЯ ВИСОКОГРАДІЄНТНИХ ІНДУКЦІЙНИХ 
ПРИСКОРЮВАЧІВ 
Ф. Арнц, А. Кардо-Сисоєв, А. Красних  
Описано нову короткоімпульсну концепцію SLIM (Stanford Linear Induction Method), що придатна для 
високоградієнтних індукційних прискорювачів нового покоління. Прискорювальна секція являє собою набір 
індуктивних осередків без сердечників, у яких єдиним активним елементом є простий, надзвичайно швид-
кий (наднаносекундний) твердотільний комутатор Drіft Step Recovery Dіode (DSRD). Оскільки тривалість 
прискорювального імпульсу становить усього лише кілька наносекунд, то передбачається одержати поздов-
жній прискорювальний градієнт до 100 МеВ на метр без виникнення пробою. 
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